Improving cache performance with Full-Map Block Directory
نویسندگان
چکیده
There are two concurrent paths in a typical cache access — one through the data array and the other through the tag array. In most cases, the path through the tag array is significantly longer than that through the data array. In this paper, we propose a new scheme that exploits this imbalance in the tag and data paths to improve overall cache performance. Under this scheme, an additional tag directory, the Full-Map Block Directory, is used to provide an alternate tag path to speed up cache access for almost all the memory requests. This scheme is based on the observation that spatial locality exists on a cache line basis, i.e., cache lines near one another tend to be referenced together. Performance evaluation using a TPC-C-like benchmark and selected applications from the SPEC92 benchmark suite demonstrates that this scheme has the potential to improve overall system performance by more than 20%.
منابع مشابه
ADir_pNB: A Cost-Effective Way to Implement Full Map Directory-Based Cache Coherence Protocols
ÐDirectories have been used to maintain cache coherency in shared memory multiprocessors with private caches. The traditional full map directory tracks the exact caching status for each shared memory block and is designed to be efficient and simple. Unfortunately, the inherent directory size explosion makes it unsuitable for large-scale multiprocessors. In this paper, we propose a new directory...
متن کاملFast Cache Access with Full-Map Block Directory
There are two concurrent paths in a typical cache access — one through the data array and the other through the tag array. In most cases, the path through the tag array is significantly longer than that through the data array. In this paper, we propose a new scheme that exploits this imbalance in the tag and data paths to improve overall cache performance. Under this scheme, an additional tag d...
متن کاملAn Efficient Hybrid Cache Coherence Protocol for Shared Memory Multiprocessors
{ This paper presents a new tree-based cache coherence protocol which is a hybrid of the limited directory and the linked list schemes. By utilizing a limited number of pointers in the directory, the proposed protocol connects the nodes caching a shared block in a tree fashion. In addition to the low communication overhead, the proposed scheme also contains the advantages of the existing bit-ma...
متن کاملAn Efficient Hybrid Cache Coherence Protocol for Shared Memory Multiprocessors - Parallel Processing, 1996. Vol.3. Software., Proceedings of the 1996 International Conference on
This paper presents a new tree-based cache coherence protocol which is a hybrid of the limited directory and the linked list schemes. By utilizing a limited number of pointers in the directory, the proposed protocol connects the nodes caching a shared block in a tree fashion. In addition to the low coinmunication overhead, the proposed scheme also cont#ains the advantages of the existing bit-ma...
متن کاملA Next-Generation Enterprise Server System with Advanced Cache Coherence Chips
Broadcast and synchronization techniques are used for cache coherence control in conventional larger scale snoop-based SMP systems. The penalty for synchronization is directly proportional to system size. Meanwhile, advances in LSI technology now enable placing a memory controller on a CPU die. The latency to access directly linked memory is drastically reduced by an on-die controller. Developi...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- Journal of Systems Architecture
دوره 46 شماره
صفحات -
تاریخ انتشار 2000